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A decision feedback circuit with integrated offset compensation is presented
in this paper. The circuit is built around the sense amplifier comparator. The
feedback loop is closed around the first stage of the comparator resulting in
minimum loop latency. The feedback loop is implemented using a switched ca-
pacitor network that picks from one of pre-computed voltages to be fed back.
The comparator’s offset that is to be compensated for, is added in the same
path. Hence, an extra offset correction input is not required. The circuit is
used as a receiver for a 10 mm low swing interconnect implemented in UMC
130 nm CMOS technology. The circuit is tested at a frequency of 1 GHz and it
consumes 145 µA from a 1.2V supply at this frequency.
1 Introduction
Decision-Feedback-equalization (DFE) is a technique that compensates for Inter-Symbol-Interference
(ISI) in a serial input digital data signal (1–4). Fig. 1 shows the block diagram of a DFE circuit.
In this technique, a hard decision is made on the input in every clock cycle. This decision is
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scaled and subtracted from the input before the next sampling event. The scaling factor is cho-
sen based on the amount of previous bit ISI in the input data. If the initial decision is correct,
this effectively erases the memory of the previous bit. The delay involved in making the hard
decision, scaling it and subtracting from the next input limits the maximum frequency of opera-
tion of this circuit. Further, in scaled technologies the decision devices have inherent offset that
needs to be compensated for. In this paper, we propose a DFE circuit built around the Sense
amplifier comparator that has low loop latency and features integrated offset compensation.
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Figure 1: Block diagram of a DFE circuit, indicating the sampler offset and the feedback loop.
DFE is a simple technique and has found wide applications from low power to high perfor-
mance communication systems. DFE has been proposed as an effective way of extending the
bandwidth of repeaterless low swing interconnects (1,2). DFE has also been used to correct for
errors in digital systems (5), for implementing low power logic circuits based on pass transistor
logic (6) and for enhancing bandwidth of flip-flops (7). A sense amplifier comparator (8) is used
in most of these circuits as it can achieve high speed at low power consumption. When used for
sampling low swing data, these comparators need offset compensation. Previous works have
implemented this using an auxiliary input to the core comparator (2, 3). In high speed designs
where the loop delay becomes the bottleneck, look-ahead-dfe is used (2, 4). In look-ahead-dfe,
multiple comparators make decisions on the input data, each assuming a possible value of the
previous decision. This increases the number of comparators needed, each requiring its own
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offset compensation circuit as well.
In this paper, we propose a DFE circuit that has low latency and integrated offset compen-
sation. The feedback loop is built with a switched capacitor circuit, driven by the first stage of
the sense amplifier, which picks from pre-computed inputs for the feedback. The offset to be
corrected is added to the same feedback input, removing the need for an extra offset correction
input to the comparator. The circuit is designed and fabricated in UMC 130 nm CMOS technol-
ogy for a data rate of 1GHz. A double differential architecture, with a differential main input
and differential feedback input, is used. For testing the equalizer, the comparator is used as
a receiver of a 10 mm on-chip interconnect with a capacitively coupled low swing transmitter
reported by Mensink et al. in (1).
The paper is organized as follows. The concept of switched capacitor DFE with offset
compensation is discussed in Section 2. The circuit implementation details are then discussed
in Section 3, which is followed by results in Section 4. Section 5 then concludes the paper.
2 DFE with switched capacitor feedback
In time domain, the output y[n] of the DFE circuit can be expressed in terms of the comparator
input x[n] as
y[n] = Q{x[n]} = Q{din[n]− αy[n− 1]}
=
{
−1, if x[n] < 0.
+1, otherwise.
(1)
Here, y[n − 1] is the hard decision made by the comparator in the previous cycle and α is a
constant that is less than 1. α is chosen depending on the amount of ISI present in the input
data. The difference equation
x[n] = din[n]− αy[n− 1],
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is a high pass function, which compensates for the ISI produced by the low pass nature of the
interconnect. Since y[n] is a hard decision, the term αy[n− 1] can take only one of two values,
i.e.
αy[n− 1] =
{
−α, if y[n− 1] = −1.
+α, if y[n− 1] = +1.
The analysis till now assumes an ideal comparator. Practically, comparators also suffer from
offset, which needs to be corrected. To compensate for the inherent offset of the comparator,
the offset correction Voffset can added within the same feedback i.e.
αy[n− 1] =
{
−α − Voffset, if y[n− 1] = −1.
+α− Voffset, if y[n− 1] = +1.
We implement the DFE circuit using a switched capacitor circuit that uses the comparator
output to select from pre-computed voltages that correspond to −α− Voffset and +α− Voffset
for the feedback. Since most of the applications use differential input architecture, a comparator
with a double differential input, i.e. with a differential main input and differential feedback input
is used. Such an implementation needs two precomputed differential bias inputs with different
common modes, for the feedback network to pick from. Hence, a total of 4 distinct bias voltages
are needed. This is explained in the following.
When y[n− 1] = +1, the differential feedback voltages V +fb , V −fb can be written as
V +fb = V
1
H = Vcm +
Voffset
2
+
α
2
,
V −fb = V
2
L = Vcm −
Voffset
2
−
α
2
.
Similarly, y[n− 1] = −1,
V +fb = V
1
L = Vcm +
Voffset
2
−
α
2
,
V −fb = V
2
H = Vcm −
Voffset
2
+
α
2
.
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Figure 2: Conceptual block diagram of the DFE circuit with offset correction. The circuit has a
differential main input and a differential feedback input.
Here, Vcm is the common mode of the feedback input. This is illustrated graphically in Fig. 2,
along with the block diagram of the comparator with a double differential input.
To summarize, the voltages V 1H , V 1L , V 2H and V 2L are the four feedback bias voltages. The
difference V 1H − V 1L (= V 2H − V 2L ) corresponds to the feedback factor α. The common modes of
these two differential pairs are skewed by the offset to be corrected, as illustrated in Fig. 2.
We use the sense amplifier based comparator in the DFE circuit. The circuit diagram of the
first stage of the comparator is shown in Fig. 3. An additional input transistor pair is used for
the feedback input (3).
The second stage of the comparator is an SR slave latch (8). Prior implementations of DFE
using this comparator have used the slave latch output for the decision feedback (1). We use
the first stage output itself for the feedback, which results in minimum latency. The nodes S
and R are precharged in every cycle to VDD. During the input evaluation phase, these nodes
discharge through the input transistors and depending on the input, one of the nodes discharges
faster than the other. When S and R are discharged below the trip point of the inverters formed
by M1p , M1n and M2p , M2n, the inverter positive feedback pulls S and R apart in the direction
established by the input pair. Typical waveforms of S and R are shown in Fig. 4. The output of
the first stage is used to drive a switched capacitor network which picks from the two pairs of
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Figure 3: First stage of the sense amplifier comparator, with additional input transistors for the
feedback inputs.
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Figure 4: S and R signals of the first stage of the sense amplifier comparator
differential bias voltages for the feedback. This effectively results in a low swing dynamic latch
for the decision feedback. The circuit implementation is discussed in the next section.
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3 Circuit implementation
In this section we shall discuss the circuit implementation. The first subsection will describe
the implementation of the comparator and the second subsection will describe the bias voltage
generation. The circuit was designed in UMC 130 nm CMOS technology.
3.1 Comparator with DFE
As discussed in the previous section, we shall use the sense amplifier comparator. The feedback
network is a switched capacitor circuit driven by the first stage of the comparator, which is
shown in Fig. 5. In every clock cycle the comparator is reset, i.e. both S and R are precharged
V +fb
V −fb
V 1H V
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V 1LV
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Figure 5: Feedback network using S and R signals as the select lines for an analog multiplexer.
Low Vt transistors are used for the select switches.
to VDD. This puts the multiplexer in a high impedance state. During input sample evaluation,
one of S or R fall lower than the other, and the output of the analog multiplexer generates the
scaled version of the resolved bit. This output is held dynamically on the parasitic capacitance
of the node, as the comparator precharges for the next cycle. Hence, the next cycle evaluation
subtracts the scaled previous bit value. Since the select transistors spend a little time in the
ON state before the precharge phase of the next clock cycle begins, the time available for the
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output to change states is limited. Low Vt transistors are used as switches in order to improve
the selector performance.
One of the difficulties of using S and R for driving the feedback comes from the very
large common mode swings on these signals due to the pre-charge cycle. Hence, the feedback
input needs to have a good common mode rejection ratio. The first stage of the sense amplifier
comparator is modified to bias the feedback transistors with a tail current source. The modified
first stage is shown in Fig. 6. The dimensions of the transistors are also shown in Fig. 6,
where all dimensions are in µm and unless specified otherwise, the length of the transistors is
minimum which is 120 nm. The feedback voltages are chosen taking into account the gain of
the feedback input of the comparator, relative to the main input pair’s gain. In this design, the
feedback network is designed to have half the gain of the main input pair.
3.2 Bias generation
3.2.1 VCM generation
The feedback input pair needs a bias current source. This input is biased with the common
mode of the main data input. In this way the relative strengths of the main and the feedback
inputs track each other. This bias is derived from the receiver termination, which is shown in
Fig. 7. This is the same termination circuit reported in (9).
3.2.2 Generation of feedback voltages
A 5 bit resistive string digital to analog converter (DAC) is used to generate the four bias volt-
ages. The resistor string, driven by a current source, is used to generate 32 levels of voltages.
Fig. 8 shows the circuit diagram of the resistor string used to generate multiple bias voltages.
The generated bias voltages are centered around the common mode of the input of the com-
parator (which is forced by the negative feedback common mode feedback circuit built using
the single stage opamp OA1). Four binary tree switch matrices, constructed using transmission
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Figure 6: DFE circuit implemented in UMC 130 nm technology, with transistor dimensions.
All dimensions are in µm. Unless explicitly mentioned, length of all transistors is minimum
which is 120 nm.
gate switches, are used in the DAC to generate the required four bias outputs. The outputs of
the switch matrices are buffered with a single stage opamp. Four digital words, each 5 bit wide,
are used to select appropriate bias voltages for the output. Two digital inputs, one for offset and
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Figure 7: Line termination circuit. The common mode is used to bias the feedback input tail
transistor.
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Figure 8: This circuit generates multiple voltages and the correct offset is chosen by the digital
logic using the switch matrix.
another for the feedback tap weight are used to generate the required 4 digital words to drive
the switch matrices. Of these, the offset control input is a 5 bit control word and the feedback
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factor is a 4 bit control word. The required 4 digital words are calculated as
REGV 1
H
= REGof + β,
REGV 1
L
= REGof − β,
REGV 2
H
= “11111”−REGof + β,
REGV 2
L
= “11111”−REGof − β.
Here, REGof is a 5 bit word that can take values from “01000” to “10111”, to select the offset
input. β = α/2, is a 4 bit word that can take values from “0000” to “1000” to chose the
tap weight. This arrangement allows equal dynamic range for the offset and the feedback tap
weights. Depending on expected offsets and desired tap weights, unequal splits can also be
considered.
The DFE circuit was implemented using a resistive DAC to generate the bias voltages. A
5 bit DAC with a dynamic range of ±25 mV was used. Non-salicided doped poly resistors
were used for the DAC with a bias current of 5 µA. This allowed correction of offsets of up
±12.5 mV and a feedback input voltage of ±12.5 mV. A 10 mm interconnect with a 1 tap
capacitive equalizer was used as the transmitter. The swing on the interconnect was ±30 mV.
This implies that a feedback factor of up to ∼ 0.2 is possible with this implementation.
4 Results
The circuit was designed and fabricated in UMC 130 nm CMOS technology. The total circuit
area including the bias generation circuits is 91µm×52µm. Fig. 9 shows a photograph of a bare
die of the fabricated circuit.
The circuit was tested at a frequency of 1 GHz with a supply of 1.2 V. The circuit consumes
145 µA of current at this frequency. First, the DFE feedback factor was set as zero and the offset
was swept to find the code which showed the widest bath tub. After the offset code was found
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Figure 9: Die photograph.
the DFE tap was increased and the bath tubs were measured again. Fig. 10 shows the bath tub
plots obtained for various values of the DFE feedback factor. The wider bath tubs correspond to
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Figure 10: Measured bath tub curves for a few values of the tap weight.
higher values of the feedback factor. The width of the bath tub increases by 15% for the highest
tap weight. Fig. 11 shows the eye diagram of the recovered data when the data is sampled at the
minimum BER sampling instant. From layout extracted simulations, the loop delay is found to
be 350 ps.
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Figure 11: Measured eye diagram of the recovered data.
5 Conclusions
In this paper, we report a low latency DFE circuit with integrated offset compensation, built
around a sense amplifier comparator with a switched capacitor feedback network. The switched
capacitor circuit uses signals from the first stage of the sense amplifier comparator for select-
ing from precomputed bias voltages, thus resulting in low latency. The bias voltages are pro-
grammed for the sum of DFE feeback weight and offset to be corrected. This allows DFE and
offset correction with the same feedback input, avoiding an extra offset correction input in the
comparator. A 5 bit DAC, along with a little logic circuitry, is used to generate the required four
bias voltages. The circuit is designed, fabricated and tested in UMC 130 nm CMOS technology.
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